Add memory optimizations for SDXL pipeline - Enable VAE slicing and tiling - Enable attention slicing for UNet and ControlNet - Use sequential CPU offloading for pipeline - Keep BLIP model on CPU to save GPU memory - Add torch.no_grad() and cache clearing - Reduce guidance scale for lower memory usage
807fb92